

AMENDMENT AND RESPONSE

Serial No.: 09/598,870

Filing Date: June 21, 2000

Attorney Docket No. 100.015US01

Title: PARALLEL EQUALIZATION FOR SYSTEMS USING TIME DIVISION MULTIPLE ACCESS

Amendments to the Specification:

Please amend the Specification as follows:

BSH 9/7/07 At page 3, line *24*, please insert the following paragraph:

In one embodiment, an equalization circuit is provided. The circuit includes an input adapted to receive signals from a communication channel, an equalizer bank having at least two equalizers coupled in parallel and coupled to the input and a first decoder bank having at least two packet decoder circuits coupled in parallel, each packet decoder circuit responsive to a corresponding one of the at least two equalizers of the equalizer bank. The circuit further includes a selector circuit coupled to the decoder bank that selects an output signal of one of the at least two equalizer circuits based on processing of the decoder bank and an output coupled to the selector circuit that receives the selected output signal. The at least two packet decoder circuits comprise decoder circuits that process cyclic redundancy checks (CRCs) for Ethernet packets.